

27 BOND STREET, WESTBURY, NEW YORK 11590, U.S.A. • TEL. (516) 997-8120

JORWAY MODEL 207**24 BIT INPUT GATE**

The Jorway Model 207 Input Gate is a versatile 24 bit input gate designed to provide data entry into the CAMAC system from multiple sources. It accepts 24 bits of parallel data at TTL levels and incorporates a p.c. board switch allowing either positive or negative true logic to be accommodated. The module provides a 6 bit output which can be used to address multiple sources. Three output strobes are included which can be used to interface external equipment.

The module also contains a LAM source for identifying that readable data is available. The LAM source can be set by external devices which wish to be read. After dataway reading of data the LAM signal is cleared.

Typical applications for the Model 207 module include reading of multiple A to D converter sources. The Model 207 generates an address corresponding to an external A to D converter along with a digitize strobe. When the corresponding A to D converter conversion cycle is completed it sets the LAM. As this data is read onto the dataway, the address of the next A to D converter is generated. The digitize strobe which occurs at S2 initiates the conversion on this A to D converter.

The standard Model 207 has all external connections available on a 36 pin edge connector located above the normal dataway connector. Other connections options are available for front panel or rear panel connections thru a 2DPA52P connector.

SPECIFICATIONS**Signal Inputs:****Data Input**

24 bits with logic levels of +2v to +5.5v and 0 to +0.8v.

Data Polarity

Printed circuit board switch selects positive or negative true logic.

LAM Source

LAM is set by negative going low true CAMAC logic signal if LAM is enabled.

Signal Outputs:**Address Outputs**

6 bits binary coded signals Logic "0" +2 to +5.5 volts, Logic "1" 0 to +.8v . Dataway A subaddresses correspond to address A1,A2,A4,A8. A16 corresponds to Dataway F1. A32 corresponds to Dataway F2. Internal jumper allows A32 to be generated by patch pin P3.

Strobes	Strobes have 1K pull ups to +5 volts and will sink 250ma to +0.4 volts
Digitize Strobe	Negative pulse approx 200ns wide (width of dataway S2). Internal jumper for 2 μ sec pulse at S2 time.
Acknowledge Strobe	Positive going 2 μ sec pulse at S2 time.
Test Status Strobe	Positive going 2 μ sec pulse at S2 time.
Execute Strobe	Positive going 2 μ sec pulse at S1 time. This output may be jumpered to Acknowledge out pin in place of Acknowledge signal.
Front Panel Controls and Indicators:	
LAM Set	Manual pushbutton sets LAM if LAM is enabled.
N Light	Light is on for duration of dataway N signal or 30 ms after N.S1 whichever is longer.
LE Light	Light is on whenever the LAM is enabled.
L Light	Light is on whenever a LAM request is pending.
Dataway Commands:	
N.F(0).A(X) ¹	Reads 24 input bits, clears LAM and produces Digitize Strobe at S2. Normally used for reading group 1 data.
N.F(1).A(X) ¹	Reads 24 input bits, clears LAM and produces Digitize Strobe at S2. Normally used for reading group 2 data.
N.F(2).A(X) ¹	Reads 24 input bits, clears LAM and produces Digitize Strobe at S2. Must be activated by jumper and is used for reading group 3 data.
N.F(3).A(X) ¹	Reads 24 input bits, clears LAM and produces Digitize Strobe at S2. Must be activated by jumper and is used for reading group 4 data.
N.F(6).A(0)	Gates module identifying number 7 onto the dataway.
N.F(8).A(0)	Generates Q if LAM is set.

N·F(10)·A(0)·S2	Clears LAM
N·F(14)·A(0)·S1	Sets LAM
N·F(24)·A(0)·S1	Disables setting of LAM flip-flop.
N·F(25)·A(0)·S1	Produces "Execute" output strobe
N·F(26)·A(0)·S1	Enables setting of LAM flip-flop.
N·F(27)·A(0)·S2	Produce "Test Status" output strobe.
C·S2	Clears LAM
Z·S2	Clears LAM and disables setting of LAM flip-flop. Disable function may be removed by jumper.
Size	Single width module

1. Subaddress X range from 0 thru 15 and are associated with dataway sub-address A1,A2,A4,A8, External Addressing for group 1 thru 4 is accomplished by generating A16 by dataway bit F1, and A32 by dataway bit P3. P3 is normally patched to an unused N line. In this case F(2) and F(3) are not employed. A jumper option allows A32 to be generated by dataway F2. In this case functions F(2) and F(3) are used for group 3 and 4 data.